A major upgrade for the ATLAS Inner Tracker at the Large Hadron Collider (LHC) is scheduled in 2026. Depleted CMOS pixel sensors on high resistivity substrates in LFoundry 150 nm technology are an interesting option for this upgrade. Recently two large demonstrators, one based on a hybrid concept called LF-CPIX and the other based on a fully monolithic concept called LFMonopix have been produced. Both prototypes were characterized in the lab and after irradiation up to 160 MRad under CERN's 24 GeV Proton Synchrotron beam. In this work, we will describe the behavior under radiation of the two prototypes.
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Introduction
The Inner Tracker (ITk) system of the ATLAS experiment will be upgraded for the 2026 High Luminosity Large Hadron Collider (HL-LHC) run. The HL-LHC will operate with a center of mass energy of 14 TeV and a peak instantaneous luminosity of 7.5×10 34 cm -2 s -1 , five times higher than at present. The increased luminosity will result in roughly ten times higher radiation levels and data rates. To cope with the ATLAS requirements in terms of radiation hardness, readout speed and granularity at the HL-LHC, the replacement of the present ATLAS Inner Tracker (ITk) is needed. The ATLAS ITk Pixel Detector will consist in a silicon-based 5-layer cylinder with endcaps. While the 4 first layers (L0 to L3) will consist of hybrid-pixel detectors, an alternative option exists for the fifth layer (L4): a fully monolithic depleted-CMOS Pixel Detector concept. In this case, the sensor and the full readout logic circuitry are integrated into a single chip. On top of a potential for material reduction, one important advantage of this approach relates to the use of a commercial process, which enables low cost and easy procurement. Furthermore, the use of a monolithic concept translates in simpler production steps (e.g. no bumpbonding) and savings in production time, which might be a decisive factor given the schedule constraints of the project.
Two approaches are pursued within the ATLAS depleted CMOS sensor community. The first one is based on small collection electrodes and the second one on large collection electrodes concept. In the small collection electrode concept, the charge-collecting node is placed outside the CMOS circuitry, which reduces the input capacitance to the circuitry, and offers lower power budget for the analog front-end circuit. However, as charges need to travel longer distances to the collection node, the radiation-hardness of such a concept needs to be carefully assessed. In contrast, the large collection electrode design provides a Deep-Nwell (DNW), which embeds the electronics, and acts as a charge-collecting node. This results in a more uniform electric field in the bulk and shorter drift distance and leads to better radiation hardness. The price to pay is a larger input capacitance to the electronics and the need for careful study of sensor to electronics coupling.
This work presents two large collection electrode concept prototypes, named LF-CPIX and LF-Monopix which were developed in LFoundry 150 nm CMOS technology on a high resistivity (>2KΩ•cm) wafer. The second section will give a brief overview of both prototypes. In section 3, measurement results for both prototypes in laboratory and under the proton radiation of 160 MRad will be shown. A summary is given in section 4.
Prototypes developed in LF technology

LF-CPIX
The LF-CPIX demonstrator was developed based on the promising results of a previous prototype called CCPD_LF [1] . In the LF-CPIX prototype, the guard-ring strategy was optimized in order to increase the reverse breakdown voltage of the chip as well as reduce the inactive region; it is based on TCAD simulation [2] . The LF-CPIX chip implements these new ideas on the sensor structure, as well as several flavors of analog front-ends. The chip and pixel sizes are 10 mm×10 mm and 250 µm×50 µm, respectively [3] .
Each pixel of LF-CPIX is composed of a charge sensitive amplifier (CSA) as the amplifying stage, a source follower and a discriminator. In order to correct for the threshold dispersion, a 4-bit threshold tuning DAC (TDAC) sits in each pixel, and enables locally the tuning of the threshold value of each pixel. A register (HIT register) is also implemented in each pixel, which can store the discriminator hit information, so that threshold scan test can be performed without full complex readout logic circuitry. The pixel matrix has three different pixel types, with different input transistors for each sub-array (NMOS, PMOS and CMOS inputs). 
LF-Monopix
The LF-Monopix chip was the first fully monolithic prototype implemented in LFoundry 150 nm CMOS technology [4] . It inherits the analog and sensor parts of LF-CPIX chip, and integrates them with a fast readout logic, similar to the FE-I3 readout architecture. The chip and pixel size are 10 mm×10 mm and 250 µm×50 µm, respectively. The pixel matrix consists in nine different flavors, which differ by the designs of their CSA (2 types: NMOS transistor input and CMOS complementary input), the discriminator architecture (2 types: two stage open-loop structure and a self-biased differential amplifier with a CMOS output stage) and the placement of the pixel readout circuitry (2 types: in-pixel and in periphery).
Prototype characterization
LF-CPIX measurement results
LF-CPIX was tested in the laboratory at room temperature. The breakdown voltage is around -230V at room temperature, which is an improved value with respect to previous prototype in this technology and matches simulation results [2] . A fully depleted thin sensor, e.g. 100 µm, biased via backside can be achieved [4] . Threshold scans and TDAC tunings were performed, for all flavors, which worked well and the threshold spread for all three flavors reduced from over 300 e -to 60 e -after tuning. The electronics noise is roughly 120 e -for the whole matrix. In order to investigate the radiation hardness of the prototype, LF-CPIX samples were irradiated at the 24 GeV Proton Synchrotron beam in CERN at room temperature up to a total ionizing dose (TID) of 150 MRad and Non-Ionizing Energy Loss (NIEL) of 3.45 × 10 15 neq•cm -2 . This value is roughly 2 times the dose expected for the L4 lifetime before replacement in ITk. During irradiation, the CSA and discriminator outputs were monitored; the samples were fully functional for the whole radiation period.
Threshold scans were performed after irradiation for all the flavors (see Figure 2) . After irradiating the samples up to 150 MRad, threshold mean value for all the flavors is between 2 ke -to 3 ke -with a dispersion of less than 50e -.
Figure 2: Threshold distribution before and after tuning with TID of 150 MRad
LF-Monopix measurement results
Similar measurements were performed on LF-Monopix samples. The chip is fully functional, the sensor part, analog part and the readout circuits work correctly. The breakdown voltage of LFMonopix at room temperature was around -280V. Threshold scans were performed for the whole matrix in the laboratory, threshold dispersion differs by flavors. However, all the flavors of pixels with fully integrated read-out logic can be tuned with a dispersion less than 100 e As expected, we observed an increase of the leakage current as shown in Figure 3 . For example, at -100 V, the current went from 18 nA before irradiation to 25 µA (5.3 nA/pixel) after NIEL of 2.79× 10 15 neq•cm -2 . Threshold scans and TDAC tunings were done for the whole matrix. Figure 4 shows an example of the results obtained for the flavor 8 (NMOS input transistor + selfbiased differential amplifier with a CMOS output stage discriminator): The threshold dispersion reduced from 1525 e -to 156 e -after tuning, threshold mean value was tuned from 4822e -to 2861 e -; the electronics noise stayed at roughly 260 e -before and after tuning. 
